android_system_core/libunwindstack/include/unwindstack/MachineArm64.h
Tamas Petz 6835d019b2 libunwindstack: support for Armv8.3-A Pointer Authentication
This patch adds support for handling return addresses signed with
pointer authentication. It simply strips the authentication code
without verifying its correctness, and thus works with both A and B
keys and through key-change boundaries.

Additons:
  * DW_CFA_AARCH64_negate_ra_state: new CFA operation.
  * RA_SIGN_STATE: new pseudo register.
  * Pass the arch to DwarfCfa so that the new op is only executed
    on aarch64.

The stripping uses the xpaclri instruction. This is a hint space
instruction which is compatible with pre Armv8.3-A devices. For cases
where it cannot be used, a mask can be set instead.

Test: libunwindstack_test
      Without this patch all UnwindTest.* testcases should fail if
      compiled with Pointer Authentication.

The tests should be executed with both -mbranch-protection=pac-ret and
pac-ret+leaf flags so that either some or all functions have pointer
authentication instructions.

Change-Id: Id7c3f1d0e2fc7fccb19bd1430826264405a9df7c
2020-07-14 13:31:59 -07:00

74 lines
1.7 KiB
C++

/*
* Copyright (C) 2017 The Android Open Source Project
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef _LIBUNWINDSTACK_MACHINE_ARM64_H
#define _LIBUNWINDSTACK_MACHINE_ARM64_H
#include <stdint.h>
namespace unwindstack {
enum Arm64Reg : uint16_t {
ARM64_REG_R0 = 0,
ARM64_REG_R1,
ARM64_REG_R2,
ARM64_REG_R3,
ARM64_REG_R4,
ARM64_REG_R5,
ARM64_REG_R6,
ARM64_REG_R7,
ARM64_REG_R8,
ARM64_REG_R9,
ARM64_REG_R10,
ARM64_REG_R11,
ARM64_REG_R12,
ARM64_REG_R13,
ARM64_REG_R14,
ARM64_REG_R15,
ARM64_REG_R16,
ARM64_REG_R17,
ARM64_REG_R18,
ARM64_REG_R19,
ARM64_REG_R20,
ARM64_REG_R21,
ARM64_REG_R22,
ARM64_REG_R23,
ARM64_REG_R24,
ARM64_REG_R25,
ARM64_REG_R26,
ARM64_REG_R27,
ARM64_REG_R28,
ARM64_REG_R29,
ARM64_REG_R30,
ARM64_REG_R31,
ARM64_REG_PC,
ARM64_REG_PSTATE,
ARM64_REG_LAST,
ARM64_REG_SP = ARM64_REG_R31,
ARM64_REG_LR = ARM64_REG_R30,
// Pseudo registers. These are not machine registers.
// AARCH64 Return address signed state pseudo-register
ARM64_PREG_RA_SIGN_STATE = 34,
ARM64_PREG_FIRST = ARM64_PREG_RA_SIGN_STATE,
ARM64_PREG_LAST,
};
} // namespace unwindstack
#endif // _LIBUNWINDSTACK_MACHINE_ARM64_H