DigiGoon/android_kernel_xiaomi_sm8350
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Merge tag 'LA.UM.9.14.r1-25800-LAHAINA.QSSI15.0' of https://git.codelinaro.org/clo/la/platform/vendor/qcom-opensource/wlan/fw-api into android13-5.4-lahaina

Browse source 
"LA.UM.9.14.r1-25800-LAHAINA.QSSI15.0"

* tag 'LA.UM.9.14.r1-25800-LAHAINA.QSSI15.0' of https://git.codelinaro.org/clo/la/platform/vendor/qcom-opensource/wlan/fw-api:
  fw-api: CL 28313244 - update fw common interface files
  fw-api: CL 28312163 - update fw common interface files
  fw-api: CL 28311952 - update fw common interface files
  fw-api: CL 28298732 - update fw common interface files
  fw-api: CL 28298000 - update fw common interface files
  fw-api: CL 28214991 - update fw common interface files
  fw-api: CL 28142292 - update fw common interface files
  fw-api: CL 28121255 - update fw common interface files
  fw-api: CL 28111557 - update fw common interface files
  fw-api: CL 28109039 - update fw common interface files
  fw-api: CL 28108516 - update fw common interface files
  fw-api: CL 28092531 - update fw common interface files
  fw-api: CL 28087373 - update fw common interface files
  fw-api: CL 28063488 - update fw common interface files
  fw-api: CL 28063775 - update fw common interface files
  fw-api: CL 28053398 - update fw common interface files
  fw-api: CL 28043541 - update fw common interface files
  fw-api: CL 28034615 - update fw common interface files
  fw-api: CL 28021676 - update fw common interface files
  fw-api: CL 28002815 - update fw common interface files
  fw-api: CL 27995720 - update fw common interface files
  fw-api: CL 27993660 - update fw common interface files
  fw-api: CL 27983080 - update fw common interface files
  fw-api: CL 27964384 - update fw common interface files
  fw-api: CL 27942817 - update fw common interface files
  fw-api: CL 27940458 - update fw common interface files
  fw-api: CL 27931985 - update fw common interface files
  fw-api: CL 27929485 - update fw common interface files
  fw-api: CL 27920732 - update fw common interface files
  fw-api: CL 27912893 - update fw common interface files
  fw-api: CL 27902326 - update fw common interface files
  fw-api: CL 27885947 - update fw common interface files
  fw-api: CL 27875409 - update fw common interface files
  fw-api: CL 27869351 - update fw common interface files
  fw-api: Add REO2SW1 ring status address to peach and kiwi
  fw-api: CL 27854709 - update fw common interface files
  fw-api: CL 27833624 - update fw common interface files
  fw-api: CL 27833622 - update fw common interface files
  fw-api: CL 27829186 - update fw common interface files
  fw-api: CL 27814056 - update fw common interface files
  fw-api: CL 27796261 - update fw common interface files
  fw-api: CL 27786552 - update fw common interface files
  fw-api: CL 27773686 - update fw common interface files
  fw-api: CL 27771965 - update fw common interface files
  fw-api: CL 27741883 - update fw common interface files
  fw-api: CL 27739788 - update fw common interface files
  fw-api: CL 27733361 - update fw common interface files
  fw-api: CL 27708433 - update fw common interface files
  fw-api: CL 27688085 - update fw common interface files
  fw-api: CL 27676361 - update fw common interface files
  fw-api: CL 27676510 - update fw common interface files
  fw-api: CL 27676646 - update fw common interface files
  fw-api: CL 27667035 - update fw common interface files
  fw-api: CL 27656641 - update fw common interface files
  fw-api: CL 27618422 - update fw common interface files
  fw-api: CL 27594770 - update fw common interface files
  fw-api: CL 27586781 - update fw common interface files
  fw-api: CL 27577821 - update fw common interface files
  fw-api: CL 27552754 - update fw common interface files
  fw-api: CL 27518685 - update fw common interface files
  fw-api: CL 27510301 - update fw common interface files
  fw-api: CL 27497193 - update fw common interface files
  fw-api: CL 27465688 - update fw common interface files
  fw-api: Add NAN file to host driver also
  fw-api: CL 27444604 - update fw common interface files
  fw-api: CL 27418163 - update fw common interface files
  fw-api: CL 27407027 - update fw common interface files
  fw-api: CL 27360144 - update fw common interface files
  fw-api: CL 27338232 - update fw common interface files
  fw-api: CL 27334210 - update fw common interface files
  fw-api: CL 27314804 - update fw common interface files
  fw-api: CL 27232968 - update fw common interface files
  fw-api: CL 27213127 - update fw common interface files
  fw-api: CL 27205261 - update fw common interface files
  fw-api: CL 27193005 - update fw common interface files
  fw-api: CL 27179058 - update fw common interface files

Change-Id: Idbf9e80f677fa3702366d7766ca65265cf42f98a
This commit is contained in:
Michael Bestas 2025-02-14 02:45:49 +02:00
commit 4dece2e773
No known key found for this signature in database
GPG key ID: CC95044519BE6669
13 changed files with 3972 additions and 169 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

135
drivers/staging/fw-api/fw/htt.h
View file

@ -264,9 +264,10 @@
* 3.134 Add qdata_refill flag in rx_peer_metadata_v1a.
* 3.135 Add HTT_HOST4_TO_FW_RXBUF_RING def.
* 3.136 Add htt_ext_present flag in htt_tx_tcl_global_seq_metadata.
* 3.137 Add more HTT_SDWF_MSDUQ_CFG_IND_ERROR codes.
*/
#define HTT_CURRENT_VERSION_MAJOR 3
#define HTT_CURRENT_VERSION_MINOR 136
#define HTT_CURRENT_VERSION_MINOR 137
#define HTT_NUM_TX_FRAG_DESC 1024
@ -833,6 +834,11 @@ typedef enum {
HTT_STATS_TX_PDEV_WIFI_RADAR_TAG = 200, /* htt_stats_tx_pdev_wifi_radar_tlv */
HTT_STATS_TXBF_OFDMA_BE_PARBW_TAG = 201, /* htt_stats_txbf_ofdma_be_parbw_tlv */
HTT_STATS_RX_PDEV_RSSI_HIST_TAG = 202, /* htt_stats_rx_pdev_rssi_hist_tlv */
HTT_STATS_TX_VDEV_NSS_TAG = 203, /* htt_stats_tx_vdev_nss_tlv */
HTT_STATS_PDEV_SPECTRAL_TAG = 204, /* htt_stats_pdev_spectral_tlv */
HTT_STATS_PDEV_RTT_DELAY_TAG = 205, /* htt_stats_pdev_rtt_delay_tlv */
HTT_STATS_PDEV_AOA_TAG = 206, /* htt_stats_pdev_aoa_tlv */
HTT_STATS_PDEV_FTM_TPCCAL_TAG = 207, /* htt_stats_pdev_ftm_tpccal_tlv */
HTT_STATS_MAX_TAG,
} htt_stats_tlv_tag_t;
@ -14165,11 +14171,11 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* | VALID_MASK |(4bits) | SET_NUM | HW peer ID / AST index |
* | (8bits) | | (4bits) | |
* |-----------------+--------+--+--+--+--------------------------------------|
* | RESERVED |E |O | | |
* | (13bits) |A |A |NH| on-Chip PMAC_RXPCU AST index |
* | |V |V | | |
* | RESERVED |C|E |O | | |
* | (12bits) |I|A |A |NH| on-Chip PMAC_RXPCU AST index |
* | |V|V |V | | |
* |-----------------+--------------------+-----------------------------------|
* | HTT_MSDU_IDX_ | RESERVED | |
* | HTT_MSDU_IDX_ | CLASSIFY_INFO_IDX | |
* | VALID_MASK_EXT | (8bits) | EXT AST index |
* | (8bits) | | |
* |-----------------+--------------------+-----------------------------------|
@ -14179,11 +14185,13 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* |--------------------------------------------------------------------------|
*
* Where:
* CIV = CLASSIFY_INFO_IDX_VALID flag, for CLASSIFY_INFO_IDX
* EAV = EXT_AST_VALID flag, for "EXT AST index"
* OAV = ONCHIP_AST_VALID flag, for "on-Chip PMAC_RXPCU AST index"
* NH = Next Hop
* The following field definitions describe the format of the rx peer map v3
* messages sent from the target to the host.
* dword 0:
* - MSG_TYPE
* Bits 7:0
* Purpose: identifies this as a peer map v3 message
@ -14194,10 +14202,12 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* - SW_PEER_ID
* Bits 31:16
* Purpose: The peer ID (index) that WAL has allocated for this peer.
* dword 1:
* - MAC_ADDR_L32
* Bits 31:0
* Purpose: Identifies which peer node the peer ID is for.
* Value: lower 4 bytes of peer node's MAC address
* dword 2:
* - MAC_ADDR_U16
* Bits 15:0
* Purpose: Identifies which peer node the peer ID is for.
@ -14206,6 +14216,7 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* Bits 31:16
* Purpose: The multicast peer ID (index)
* Value: set to HTT_INVALID_PEER if not valid
* dword 3:
* - HW_PEER_ID / AST_INDEX
* Bits 15:0
* Purpose: Identifies the HW peer ID corresponding to the peer MAC
@ -14225,6 +14236,7 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* - HTT_MSDU_IDX_VALID_MASK
* Bits 31:24
* Purpose: Shows MSDU indexes valid mask for AST_INDEX
* dword 4:
* - ONCHIP_AST_IDX / RESERVED
* Bits 15:0
* Purpose: This field is valid only when split AST feature is enabled.
@ -14232,28 +14244,38 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
* If valid, identifies the HW peer ID corresponding to the peer MAC
* address, this ast_idx is used for LMAC modules for RXPCU.
* - NEXT_HOP
* Bits 16
* Bit 16
* Purpose: Flag indicates next_hop AST entry used for WDS
* (Wireless Distribution System).
* - ONCHIP_AST_VALID
* Bits 17
* Bit 17
* Purpose: Flag indicates valid data behind of the ONCHIP_AST_IDX field
* - EXT_AST_VALID
* Bits 18
* Bit 18
* Purpose: Flag indicates valid data behind of the EXT_AST_INDEX field
* - CLASSIFY_INFO_IDX_VALID
* Bit 19
* Purpose: If set, indicates that the CLASSIFY_INFO_IDX field is valid;
* else, ignore CLASSIFY_INFO_IDX
* dword 5:
* - EXT_AST_INDEX
* Bits 15:0
* Purpose: This field describes Extended AST index
* Valid if EXT_AST_VALID flag set
* - CLASSIFY_INFO_IDX
* Bits 23:16
* Purpose: assists TCL-L Block in Boron family of chips to
* start finding the flow from the corresponding
* entry in the FLOW LOOK UP TABLE
* - HTT_MSDU_IDX_VALID_MASK_EXT
* Bits 31:24
* Purpose: Shows MSDU indexes valid mask for EXT_AST_INDEX
*/
/* dword 0 */
#define HTT_RX_PEER_MAP_V3_SW_PEER_ID_M 0xffff0000
#define HTT_RX_PEER_MAP_V3_SW_PEER_ID_S 16
#define HTT_RX_PEER_MAP_V3_VDEV_ID_M 0x0000ff00
#define HTT_RX_PEER_MAP_V3_VDEV_ID_S 8
#define HTT_RX_PEER_MAP_V3_SW_PEER_ID_M 0xffff0000
#define HTT_RX_PEER_MAP_V3_SW_PEER_ID_S 16
/* dword 1 */
#define HTT_RX_PEER_MAP_V3_MAC_ADDR_L32_M 0xffffffff
#define HTT_RX_PEER_MAP_V3_MAC_ADDR_L32_S 0
@ -14263,26 +14285,30 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
#define HTT_RX_PEER_MAP_V3_MULTICAST_SW_PEER_ID_M 0xffff0000
#define HTT_RX_PEER_MAP_V3_MULTICAST_SW_PEER_ID_S 16
/* dword 3 */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_M 0xff000000
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_S 24
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_M 0x000f0000
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_S 16
#define HTT_RX_PEER_MAP_V3_HW_PEER_ID_M 0x0000ffff
#define HTT_RX_PEER_MAP_V3_HW_PEER_ID_S 0
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_M 0x000f0000
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_S 16
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_M 0xff000000
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_S 24
/* dword 4 */
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_M 0x00040000
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_S 18
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_M 0x00020000
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_S 17
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_M 0x00010000
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_S 16
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_M 0x0000ffff
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_S 0
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_M 0x0000ffff
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_S 0
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_M 0x00010000
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_S 16
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_M 0x00020000
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_S 17
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_M 0x00040000
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_S 18
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_M 0x00080000
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_S 19
/* dword 5 */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_M 0xff000000
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_S 24
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_M 0x0000ffff
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_S 0
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_M 0x00ff0000
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_S 16
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_M 0xff000000
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_S 24
#define HTT_RX_PEER_MAP_V3_VDEV_ID_SET(word, value) \
do { \
@ -14364,6 +14390,14 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_GET(word) \
(((word) & HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_M) >> HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_S)
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_SET(word, value) \
do { \
HTT_CHECK_SET_VAL(HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG, value); \
(word) |= (value) << HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_S; \
} while (0)
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_GET(word) \
(((word) & HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_M) >> HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_S)
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_SET(word, value) \
do { \
HTT_CHECK_SET_VAL(HTT_RX_PEER_MAP_V3_EXT_AST_IDX, value); \
@ -14372,6 +14406,14 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_GET(word) \
(((word) & HTT_RX_PEER_MAP_V3_EXT_AST_IDX_M) >> HTT_RX_PEER_MAP_V3_EXT_AST_IDX_S)
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_SET(word, value) \
do { \
HTT_CHECK_SET_VAL(HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX, value); \
(word) |= (value) << HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_S; \
} while (0)
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_GET(word) \
(((word) & HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_M) >> HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_S)
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_SET(word, value) \
do { \
HTT_CHECK_SET_VAL(HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST, value); \
@ -14380,17 +14422,19 @@ PREPACK struct htt_tx_offload_deliver_ind_hdr_t
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_GET(word) \
(((word) & HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_M) >> HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_S)
#define HTT_RX_PEER_MAP_V3_MAC_ADDR_OFFSET 4 /* bytes */
#define HTT_RX_PEER_MAP_V3_MULTICAST_SW_PEER_ID_OFFSET 8 /* bytes */
#define HTT_RX_PEER_MAP_V3_HW_PEER_ID_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_OFFSET 20 /* bytes */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_OFFSET 20 /* bytes */
#define HTT_RX_PEER_MAP_V3_MAC_ADDR_OFFSET 4 /* bytes */
#define HTT_RX_PEER_MAP_V3_MULTICAST_SW_PEER_ID_OFFSET 8 /* bytes */
#define HTT_RX_PEER_MAP_V3_HW_PEER_ID_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_CACHE_SET_NUM_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_AST_OFFSET 12 /* bytes */
#define HTT_RX_PEER_MAP_V3_ON_CHIP_PMAC_RXPCU_AST_IDX_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_NEXT_HOP_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_ONCHIP_AST_VALID_FLAG_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_EXT_AST_VALID_FLAG_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_VALID_FLAG_OFFSET 16 /* bytes */
#define HTT_RX_PEER_MAP_V3_EXT_AST_IDX_OFFSET 20 /* bytes */
#define HTT_RX_PEER_MAP_V3_CLASSIFY_INFO_IDX_OFFSET 20 /* bytes */
#define HTT_RX_PEER_MAP_V3_MSDU_IDX_VM_EXT_AST_OFFSET 20 /* bytes */
#define HTT_RX_PEER_MAP_V3_BYTES 32
@ -23095,15 +23139,18 @@ typedef struct _htt_tx_latency_stats {
/* HTT_T2H_MSG_TYPE_SDWF_MSDUQ_CFG_IND */
typedef enum {
HTT_SDWF_MSDUQ_CFG_IND_ERROR_NONE = 0x00,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_PEER_DELETE_IN_PROG = 0x01,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_SW_MSDUQ_NULL = 0x02,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_MSDUQ_LOCATE_ERROR = 0x03,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_QPEER_NULL = 0x04,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_DEACTIVATED_MSDUQ = 0x05,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_REACTIVATED_MSDUQ = 0x06,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_INVALID_SVC_CLASS = 0x07,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_TIDQ_LOCATE_ERROR = 0x08,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_NONE = 0x00,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_PEER_DELETE_IN_PROG = 0x01,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_SW_MSDUQ_NULL = 0x02,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_MSDUQ_LOCATE_ERROR = 0x03,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_QPEER_NULL = 0x04,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_DEACTIVATED_MSDUQ = 0x05,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_REACTIVATED_MSDUQ = 0x06,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_INVALID_SVC_CLASS = 0x07,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_TIDQ_LOCATE_ERROR = 0x08,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_INCORRECT_SVC_CLASS = 0x09,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_DISABLED_SVC_CLASS = 0x0a,
HTT_SDWF_MSDUQ_CFG_IND_ERROR_SVC_CLASS_OUT_OF_RANGE = 0x0b,
} HTT_SDWF_MSDUQ_CFG_IND_ERROR_CODE_E;
PREPACK struct htt_t2h_sdwf_msduq_cfg_ind {

711
drivers/staging/fw-api/fw/htt_stats.h
View file

@ -363,7 +363,7 @@ enum htt_dbg_ext_stats_type {
*/
HTT_DBG_EXT_STATS_FSE_RX = 28,
/** HTT_DBG_EXT_PEER_CTRL_PATH_TXRX_STATS
/** HTT_DBG_EXT_STATS_PEER_CTRL_PATH_TXRX
* PARAMS:
* - config_param0: [Bit0] : [1] for mac_addr based request
* - config_param1: [Bit31 : Bit0] mac_addr31to0
@ -371,7 +371,10 @@ enum htt_dbg_ext_stats_type {
* RESP MSG:
* - htt_ctrl_path_txrx_stats_t
*/
HTT_DBG_EXT_PEER_CTRL_PATH_TXRX_STATS = 29,
HTT_DBG_EXT_STATS_PEER_CTRL_PATH_TXRX = 29,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PEER_CTRL_PATH_TXRX_STATS =
HTT_DBG_EXT_STATS_PEER_CTRL_PATH_TXRX,
/** HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT
* PARAMS:
@ -393,15 +396,18 @@ enum htt_dbg_ext_stats_type {
*/
HTT_DBG_EXT_STATS_TXBF_OFDMA = 32,
/** HTT_DBG_EXT_STA_11AX_UL_STATS
/** HTT_DBG_EXT_STATS_STA_11AX_UL
* PARAMS:
* - No Params
* RESP MSG:
* - htt_sta_11ax_ul_stats
*/
HTT_DBG_EXT_STA_11AX_UL_STATS = 33,
HTT_DBG_EXT_STATS_STA_11AX_UL = 33,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_STA_11AX_UL_STATS =
HTT_DBG_EXT_STATS_STA_11AX_UL,
/** HTT_DBG_EXT_VDEV_RTT_RESP_STATS
/** HTT_DBG_EXT_STATS_VDEV_RTT_RESP
* PARAMS:
* - config_param0:
* [Bit7 : Bit0] vdev_id:8
@ -409,61 +415,89 @@ enum htt_dbg_ext_stats_type {
* RESP MSG:
* -
*/
HTT_DBG_EXT_VDEV_RTT_RESP_STATS = 34,
HTT_DBG_EXT_STATS_VDEV_RTT_RESP = 34,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_VDEV_RTT_RESP_STATS =
HTT_DBG_EXT_STATS_VDEV_RTT_RESP,
/** HTT_DBG_EXT_PKTLOG_AND_HTT_RING_STATS
/** HTT_DBG_EXT_STATS_PKTLOG_AND_HTT_RING
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pktlog_and_htt_ring_stats_t
*/
HTT_DBG_EXT_PKTLOG_AND_HTT_RING_STATS = 35,
HTT_DBG_EXT_STATS_PKTLOG_AND_HTT_RING = 35,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PKTLOG_AND_HTT_RING_STATS =
HTT_DBG_EXT_STATS_PKTLOG_AND_HTT_RING,
/** HTT_DBG_EXT_STATS_DLPAGER_STATS
/** HTT_DBG_EXT_STATS_DLPAGER
* PARAMS:
*
* RESP MSG:
* - htt_dlpager_stats_t
*/
HTT_DBG_EXT_STATS_DLPAGER_STATS = 36,
HTT_DBG_EXT_STATS_DLPAGER = 36,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_STATS_DLPAGER_STATS =
HTT_DBG_EXT_STATS_DLPAGER,
/** HTT_DBG_EXT_PHY_COUNTERS_AND_PHY_STATS
/** HTT_DBG_EXT_STATS_PHY
* PARAMS:
* - No Params
* RESP MSG:
* - htt_phy_counters_and_phy_stats_t
*/
HTT_DBG_EXT_PHY_COUNTERS_AND_PHY_STATS = 37,
HTT_DBG_EXT_STATS_PHY = 37,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PHY_COUNTERS_AND_PHY_STATS =
HTT_DBG_EXT_STATS_PHY,
/** HTT_DBG_EXT_VDEVS_TXRX_STATS
/** HTT_DBG_EXT_STATS_VDEVS_TXRX
* PARAMS:
* - No Params
* RESP MSG:
* - htt_vdevs_txrx_stats_t
*/
HTT_DBG_EXT_VDEVS_TXRX_STATS = 38,
HTT_DBG_EXT_STATS_VDEVS_TXRX = 38,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_VDEVS_TXRX_STATS =
HTT_DBG_EXT_STATS_VDEVS_TXRX,
HTT_DBG_EXT_VDEV_RTT_INITIATOR_STATS = 39,
HTT_DBG_EXT_STATS_VDEV_RTT_INITIATOR = 39,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_VDEV_RTT_INITIATOR_STATS =
HTT_DBG_EXT_STATS_VDEV_RTT_INITIATOR,
/** HTT_DBG_EXT_PDEV_PER_STATS
/** HTT_DBG_EXT_STATS_PDEV_PER
* PARAMS:
* - No Params
* RESP MSG:
* - htt_tx_pdev_per_stats_t
*/
HTT_DBG_EXT_PDEV_PER_STATS = 40,
HTT_DBG_EXT_STATS_PDEV_PER = 40,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PDEV_PER_STATS =
HTT_DBG_EXT_STATS_PDEV_PER,
HTT_DBG_EXT_AST_ENTRIES = 41,
HTT_DBG_EXT_STATS_AST_ENTRIES = 41,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_AST_ENTRIES =
HTT_DBG_EXT_STATS_AST_ENTRIES,
/** HTT_DBG_EXT_RX_RING_STATS
/** HTT_DBG_EXT_STATS_RX_RING
* PARAMS:
* - No Params
* RESP MSG:
* - htt_rx_fw_ring_stats_tlv_v
*/
HTT_DBG_EXT_RX_RING_STATS = 42,
HTT_DBG_EXT_STATS_RX_RING = 42,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_RX_RING_STATS =
HTT_DBG_EXT_STATS_RX_RING,
/** HTT_STRM_GEN_MPDUS_STATS, HTT_STRM_GEN_MPDUS_DETAILS_STATS
/** HTT_DBG_EXT_STATS_STRM_GEN_MPDUS,
* HTT_DBG_EXT_STATS_STRM_GEN_MPDUS_DETAILS
* PARAMS:
* - No params
* RESP MSG: HTT_T2H STREAMING_STATS_IND (not EXT_STATS_CONF)
@ -472,25 +506,36 @@ enum htt_dbg_ext_stats_type {
* - HTT_STRM_GEN_MPDUS_DETAILS_STATS:
* htt_stats_strm_gen_mpdus_details_tlv_t
*/
HTT_STRM_GEN_MPDUS_STATS = 43,
HTT_STRM_GEN_MPDUS_DETAILS_STATS = 44,
HTT_DBG_EXT_STATS_STRM_GEN_MPDUS = 43,
HTT_DBG_EXT_STATS_STRM_GEN_MPDUS_DETAILS = 44,
/* retain the deprecated names as aliases */
HTT_STRM_GEN_MPDUS_STATS =
HTT_DBG_EXT_STATS_STRM_GEN_MPDUS,
HTT_STRM_GEN_MPDUS_DETAILS_STATS =
HTT_DBG_EXT_STATS_STRM_GEN_MPDUS_DETAILS,
/** HTT_DBG_SOC_ERROR_STATS
/** HTT_DBG_EXT_STATS_SOC_ERROR
* PARAMS:
* - No Params
* RESP MSG:
* - htt_dmac_reset_stats_tlv
*/
HTT_DBG_SOC_ERROR_STATS = 45,
HTT_DBG_EXT_STATS_SOC_ERROR = 45,
/* retain the deprecated name as an alias */
HTT_DBG_SOC_ERROR_STATS =
HTT_DBG_EXT_STATS_SOC_ERROR,
/** HTT_DBG_PDEV_PUNCTURE_STATS
/** HTT_DBG_EXT_STATS_PDEV_PUNCTURE
* PARAMS:
* - param 0: enum from htt_tx_pdev_puncture_stats_upload_t, indicating
* the stats to upload
* RESP MSG:
* - one or more htt_pdev_puncture_stats_tlv, depending on param 0
*/
HTT_DBG_PDEV_PUNCTURE_STATS = 46,
HTT_DBG_EXT_STATS_PDEV_PUNCTURE = 46,
/* retain the deprecated name as an alias */
HTT_DBG_PDEV_PUNCTURE_STATS =
HTT_DBG_EXT_STATS_PDEV_PUNCTURE,
/** HTT_DBG_EXT_STATS_ML_PEERS_INFO
* PARAMS:
@ -504,44 +549,59 @@ enum htt_dbg_ext_stats_type {
*/
HTT_DBG_EXT_STATS_ML_PEERS_INFO = 47,
/** HTT_DBG_ODD_MANDATORY_STATS
/** HTT_DBG_EXT_STATS_ODD_MANDATORY
* params:
* None
* Response MSG:
* htt_odd_mandatory_pdev_stats_tlv
*/
HTT_DBG_ODD_MANDATORY_STATS = 48,
HTT_DBG_EXT_STATS_ODD_MANDATORY = 48,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_MANDATORY_STATS =
HTT_DBG_EXT_STATS_ODD_MANDATORY,
/** HTT_DBG_PDEV_SCHED_ALGO_STATS
/** HTT_DBG_EXT_STATS_PDEV_SCHED_ALGO
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_sched_algo_ofdma_stats_tlv
*/
HTT_DBG_PDEV_SCHED_ALGO_STATS = 49,
HTT_DBG_EXT_STATS_PDEV_SCHED_ALGO = 49,
/* retain the deprecated name as an alias */
HTT_DBG_PDEV_SCHED_ALGO_STATS =
HTT_DBG_EXT_STATS_PDEV_SCHED_ALGO,
/** HTT_DBG_ODD_MANDATORY_MUMIMO_STATS
/** HTT_DBG_EXT_STATS_ODD_MANDATORY_MUMIMO
* params:
* None
* Response MSG:
* htt_odd_mandatory_mumimo_pdev_stats_tlv
*/
HTT_DBG_ODD_MANDATORY_MUMIMO_STATS = 50,
/** HTT_DBG_ODD_MANDATORY_MUOFDMA_STATS
HTT_DBG_EXT_STATS_ODD_MANDATORY_MUMIMO = 50,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_MANDATORY_MUMIMO_STATS =
HTT_DBG_EXT_STATS_ODD_MANDATORY_MUMIMO,
/** HTT_DBG_EXT_STATS_ODD_MANDATORY_MUOFDMA
* params:
* None
* Response MSG:
* htt_odd_mandatory_muofdma_pdev_stats_tlv
*/
HTT_DBG_ODD_MANDATORY_MUOFDMA_STATS = 51,
HTT_DBG_EXT_STATS_ODD_MANDATORY_MUOFDMA = 51,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_MANDATORY_MUOFDMA_STATS =
HTT_DBG_EXT_STATS_ODD_MANDATORY_MUOFDMA,
/** HTT_DBG_EXT_PHY_PROF_CAL_STATS
/** HTT_DBG_EXT_STATS_PHY_PROF_CAL
* params:
* None
* Response MSG:
* htt_stats_latency_prof_cal_data_tlv
*/
HTT_DBG_EXT_PHY_PROF_CAL_STATS = 52,
HTT_DBG_EXT_STATS_PHY_PROF_CAL = 52,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PHY_PROF_CAL_STATS =
HTT_DBG_EXT_STATS_PHY_PROF_CAL,
/** HTT_DBG_EXT_STATS_PDEV_BW_MGR
* PARAMS:
@ -551,94 +611,127 @@ enum htt_dbg_ext_stats_type {
*/
HTT_DBG_EXT_STATS_PDEV_BW_MGR = 53,
/** HTT_DBG_PDEV_MBSSID_CTRL_FRAME_STATS
/** HTT_DBG_EXT_STATS_PDEV_MBSSID_CTRL_FRAME
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_mbssid_ctrl_frame_stats
*/
HTT_DBG_PDEV_MBSSID_CTRL_FRAME_STATS = 54,
HTT_DBG_EXT_STATS_PDEV_MBSSID_CTRL_FRAME = 54,
/* retain the deprecated name as an alias */
HTT_DBG_PDEV_MBSSID_CTRL_FRAME_STATS =
HTT_DBG_EXT_STATS_PDEV_MBSSID_CTRL_FRAME,
/** HTT_DBG_SOC_SSR_STATS
/** HTT_DBG_EXT_STATS_SOC_SSR
* Used for non-MLO UMAC recovery stats.
* PARAMS:
* - No Params
* RESP MSG:
* - htt_umac_ssr_stats_tlv
*/
HTT_DBG_SOC_SSR_STATS = 55,
HTT_DBG_EXT_STATS_SOC_SSR = 55,
/* retain the deprecated name as an alias */
HTT_DBG_SOC_SSR_STATS =
HTT_DBG_EXT_STATS_SOC_SSR,
/** HTT_DBG_MLO_UMAC_SSR_STATS
/** HTT_DBG_EXT_STATS_MLO_UMAC_SSR
* Used for MLO UMAC recovery stats.
* PARAMS:
* - No Params
* RESP MSG:
* - htt_mlo_umac_ssr_stats_tlv
*/
HTT_DBG_MLO_UMAC_SSR_STATS = 56,
HTT_DBG_EXT_STATS_MLO_UMAC_SSR = 56,
/* retain the deprecated name as an alias */
HTT_DBG_MLO_UMAC_SSR_STATS =
HTT_DBG_EXT_STATS_MLO_UMAC_SSR,
/** HTT_DBG_PDEV_TDMA_STATS
/** HTT_DBG_EXT_STATS_PDEV_TDMA
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_tdma_stats_tlv
*/
HTT_DBG_PDEV_TDMA_STATS = 57,
HTT_DBG_EXT_STATS_PDEV_TDMA = 57,
/* retain the deprecated name as an alias */
HTT_DBG_PDEV_TDMA_STATS =
HTT_DBG_EXT_STATS_PDEV_TDMA,
/** HTT_DBG_CODEL_STATS
/** HTT_DBG_EXT_STATS_CODEL
* PARAMS:
* - No Params
* RESP MSG:
* - htt_codel_svc_class_stats_tlv
* - htt_codel_msduq_stats_tlv
*/
HTT_DBG_CODEL_STATS = 58,
HTT_DBG_EXT_STATS_CODEL = 58,
/* retain the deprecated name as an alias */
HTT_DBG_CODEL_STATS =
HTT_DBG_EXT_STATS_CODEL,
/** HTT_DBG_ODD_PDEV_BE_TX_MU_OFDMA_STATS
/** HTT_DBG_EXT_STATS_ODD_PDEV_BE_TX_MU_OFDMA
* PARAMS:
* - No Params
* RESP MSG:
* - htt_tx_pdev_mpdu_stats_tlv
*/
HTT_DBG_ODD_PDEV_BE_TX_MU_OFDMA_STATS = 59,
HTT_DBG_EXT_STATS_ODD_PDEV_BE_TX_MU_OFDMA = 59,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_PDEV_BE_TX_MU_OFDMA_STATS =
HTT_DBG_EXT_STATS_ODD_PDEV_BE_TX_MU_OFDMA,
/** HTT_DBG_EXT_STATS_PDEV_UL_TRIGGER
/** HTT_DBG_EXT_STATS_ODD_UL_BE_OFDMA
* PARAMS:
* - No Params
* RESP MSG:
* - htt_rx_pdev_be_ul_ofdma_user_stats_tlv
*/
HTT_DBG_ODD_UL_BE_OFDMA_STATS = 60,
HTT_DBG_EXT_STATS_ODD_UL_BE_OFDMA = 60,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_UL_BE_OFDMA_STATS =
HTT_DBG_EXT_STATS_ODD_UL_BE_OFDMA,
/** HTT_DBG_ODD_BE_TXBF_OFDMA_STATS
/** HTT_DBG_EXT_STATS_ODD_BE_TXBF_OFDMA
*/
HTT_DBG_ODD_BE_TXBF_OFDMA_STATS = 61,
HTT_DBG_EXT_STATS_ODD_BE_TXBF_OFDMA = 61,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_BE_TXBF_OFDMA_STATS =
HTT_DBG_EXT_STATS_ODD_BE_TXBF_OFDMA,
/** HTT_DBG_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG_STATS
/** HTT_DBG_EXT_STATS_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG
* PARAMS:
* - No Params
* RESP MSG:
* - htt_rx_pdev_be_ul_ofdma_user_stats_tlv
*/
HTT_DBG_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG_STATS = 62,
HTT_DBG_EXT_STATS_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG = 62,
/* retain the deprecated name as an alias */
HTT_DBG_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG_STATS =
HTT_DBG_EXT_STATS_ODD_STATS_PDEV_BE_UL_MUMIMO_TRIG,
/** HTT_DBG_MLO_SCHED_STATS
/** HTT_DBG_EXT_STATS_MLO_SCHED
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_mlo_sched_stats_tlv
*/
HTT_DBG_MLO_SCHED_STATS = 63,
HTT_DBG_EXT_STATS_MLO_SCHED = 63,
/* retain the deprecated name as an alias */
HTT_DBG_MLO_SCHED_STATS =
HTT_DBG_EXT_STATS_MLO_SCHED,
/** HTT_DBG_PDEV_MLO_IPC_STATS
/** HTT_DBG_EXT_STATS_PDEV_MLO_IPC
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_mlo_ipc_stats_tlv
*/
HTT_DBG_PDEV_MLO_IPC_STATS = 64,
HTT_DBG_EXT_STATS_PDEV_MLO_IPC = 64,
/* retain the deprecated name as an alias */
HTT_DBG_PDEV_MLO_IPC_STATS =
HTT_DBG_EXT_STATS_PDEV_MLO_IPC,
/** HTT_DBG_EXT_PDEV_RTT_RESP_STATS
/** HTT_DBG_EXT_STATS_PDEV_RTT_RESP
* PARAMS:
* - No Params
* RESP MSG:
@ -647,16 +740,22 @@ enum htt_dbg_ext_stats_type {
* - htt_stats_pdev_rtt_tbr_selfgen_queued_stats_tlv
* - htt_stats_pdev_rtt_tbr_cmd_result_stats_tlv
*/
HTT_DBG_EXT_PDEV_RTT_RESP_STATS = 65,
HTT_DBG_EXT_STATS_PDEV_RTT_RESP = 65,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PDEV_RTT_RESP_STATS =
HTT_DBG_EXT_STATS_PDEV_RTT_RESP,
/** HTT_DBG_EXT_PDEV_RTT_INITIATOR_STATS
/** HTT_DBG_EXT_STATS_PDEV_RTT_INITIATOR
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_pdev_rtt_init_stats_tlv
* - htt_stats_pdev_rtt_hw_stats_tlv
*/
HTT_DBG_EXT_PDEV_RTT_INITIATOR_STATS = 66,
HTT_DBG_EXT_STATS_PDEV_RTT_INITIATOR = 66,
/* retain the deprecated name as an alias */
HTT_DBG_EXT_PDEV_RTT_INITIATOR_STATS =
HTT_DBG_EXT_STATS_PDEV_RTT_INITIATOR,
/** HTT_DBG_EXT_STATS_LATENCY_PROF_STATS_LO
* PARAMS:
@ -668,13 +767,56 @@ enum htt_dbg_ext_stats_type {
*/
HTT_DBG_EXT_STATS_LATENCY_PROF_STATS_LO = 67,
/** HTT_DBG_GTX_STATS
/** HTT_DBG_EXT_STATS_GTX
* PARAMS:
* - No Params
* RESP MSG:
* - htt_pdev_gtx_stats_tlv
*/
HTT_DBG_GTX_STATS = 68,
HTT_DBG_EXT_STATS_GTX = 68,
/* retain the deprecated name as an alias */
HTT_DBG_GTX_STATS =
HTT_DBG_EXT_STATS_GTX,
/** HTT_DBG_EXT_STATS_TX_VDEV_NSS
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_tx_vdev_nss_tlv
*/
HTT_DBG_EXT_STATS_TX_VDEV_NSS = 69,
/** HTT_DBG_EXT_STATS_PDEV_RTT_DELAY
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_pdev_rtt_delay_tlv
*/
HTT_DBG_EXT_STATS_PDEV_RTT_DELAY = 70,
/** HTT_DBG_EXT_STATS_PDEV_SPECTRAL
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_pdev_spectral_tlv
*/
HTT_DBG_EXT_STATS_PDEV_SPECTRAL = 71,
/** HTT_DBG_EXT_STATS_PDEV_AOA
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_pdev_aoa_tlv
*/
HTT_DBG_EXT_STATS_PDEV_AOA = 72,
/** HTT_DBG_EXT_STATS_PDEV_FTM_TPCCAL
* PARAMS:
* - No Params
* RESP MSG:
* - htt_stats_pdev_ftm_tpccal_tlv
*/
HTT_DBG_EXT_STATS_PDEV_FTM_TPCCAL = 73,
/* keep this last */
@ -1071,6 +1213,13 @@ typedef struct {
A_UINT32 pdev_up_time_us_high;
/** count of ofdma sequences flushed */
A_UINT32 ofdma_seq_flush;
/* bytes (size of MPDUs) transmitted */
struct {
/* lower 32 bits of the tx_bytes value */
A_UINT32 low_32;
/* upper 32 bits of the tx_bytes value */
A_UINT32 high_32;
} bytes_sent;
} htt_stats_tx_pdev_cmn_tlv;
/* preserve old name alias for new name consistent with the tag name */
typedef htt_stats_tx_pdev_cmn_tlv htt_tx_pdev_stats_cmn_tlv;
@ -4641,6 +4790,7 @@ typedef struct {
A_UINT32 incomplete_llc;
A_UINT32 eapol_duplicate_m3;
A_UINT32 eapol_duplicate_m4;
A_UINT32 eapol_invalid_mac;
} htt_stats_tx_de_classify_failed_tlv;
/* preserve old name alias for new name consistent with the tag name */
typedef htt_stats_tx_de_classify_failed_tlv htt_tx_de_classify_failed_stats_tlv;
@ -5405,6 +5555,7 @@ typedef struct {
#define HTT_TX_PDEV_STATS_NUM_LTF 4
#define HTT_TX_PDEV_STATS_NUM_11AX_TRIGGER_TYPES 6
#define HTT_TX_PDEV_STATS_NUM_11BE_TRIGGER_TYPES 6
#define HTT_TX_VDEV_STATS_NUM_SPATIAL_STREAMS 4
#define HTT_TX_NUM_OF_SOUNDING_STATS_WORDS \
(HTT_TX_PDEV_STATS_NUM_BW_COUNTERS * \
HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS)
@ -5624,6 +5775,20 @@ typedef struct {
/* preserve old name alias for new name consistent with the tag name */
typedef htt_stats_tx_pdev_rate_stats_tlv htt_tx_pdev_rate_stats_tlv;
typedef struct {
htt_tlv_hdr_t tlv_hdr;
A_UINT32 vdev_id; /* which vdev produced these per-Nss tx stats */
/* tx_nss:
* Count how many MPDUs the vdev has sent using each possible number
* of spatial streams:
* tx_nss[0] -> number of MPDUs transmitted using Nss=1
* tx_nss[1] -> number of MPDUs transmitted using Nss=2
* tx_nss[2] -> number of MPDUs transmitted using Nss=3
* tx_nss[3] -> number of MPDUs transmitted using Nss=4
*/
A_UINT32 tx_nss[HTT_TX_VDEV_STATS_NUM_SPATIAL_STREAMS];
} htt_stats_tx_vdev_nss_tlv;
typedef struct {
/* 11be mode pdev rate stats; placed in a separate TLV to adhere to size restrictions */
htt_tlv_hdr_t tlv_hdr;
@ -6752,6 +6917,16 @@ typedef struct {
A_UINT32 rx_flush_cnt;
/** Num rx recovery */
A_UINT32 rx_recovery_reset_cnt;
/* Num prom filter disable */
A_UINT32 rx_lwm_prom_filter_dis;
/* Num prom filter enable */
A_UINT32 rx_hwm_prom_filter_en;
struct {
/* lower 32 bits of the rx_bytes value */
A_UINT32 low_32;
/* upper 32 bits of the rx_bytes value */
A_UINT32 high_32;
} bytes_received;
} htt_stats_rx_pdev_fw_stats_tlv;
/* preserve old name alias for new name consistent with the tag name */
typedef htt_stats_rx_pdev_fw_stats_tlv htt_rx_pdev_fw_stats_tlv;
@ -8762,6 +8937,381 @@ typedef struct {
typedef htt_stats_pktlog_and_htt_ring_stats_tlv
htt_pktlog_and_htt_ring_stats_tlv;
/* STATS_TYPE: HTT_DBG_EXT_STATS_PDEV_SPECTRAL
* TLV_TAGS:
* HTT_STATS_PDEV_SPECTRAL_TAG
*/
#define HTT_STATS_PDEV_SPECTRAL_PCFG_MAX_DET (3)
#define HTT_STATS_PDEV_SPECTRAL_MAX_PCSS_RING_FOR_IPC (3)
typedef struct {
htt_tlv_hdr_t tlv_hdr;
A_UINT32 dbg_num_buf;
A_UINT32 dbg_num_events;
/* HOST_ring_HI */
A_UINT32 host_head_idx;
A_UINT32 host_tail_idx;
A_UINT32 host_shadow_tail_idx;
/* SHADOW_ring_HI */
A_UINT32 in_ring_head_idx;
A_UINT32 in_ring_tail_idx;
A_UINT32 in_ring_shadow_tail_idx;
A_UINT32 in_ring_shadow_head_idx;
/* OUT_ring_HI */
A_UINT32 out_ring_head_idx;
A_UINT32 out_ring_tail_idx;
A_UINT32 out_ring_shadow_tail_idx;
A_UINT32 out_ring_shadow_head_idx;
/* IPC_ring MAX_PCSS_RING_FOR_IPC */
struct {
A_UINT32 head_idx;
A_UINT32 tail_idx;
A_UINT32 shadow_tail_idx;
A_UINT32 shadow_head_idx;
} ipc_rings[HTT_STATS_PDEV_SPECTRAL_MAX_PCSS_RING_FOR_IPC];
/* VREG Counters */
struct {
A_UINT32 scan_priority;
A_UINT32 scan_count;
A_UINT32 scan_period;
A_UINT32 scan_chn_mask;
A_UINT32 scan_ena;
A_UINT32 scan_update_mask;
A_UINT32 scan_ready_intrpt;
A_UINT32 scans_performed;
A_UINT32 intrpts_sent;
A_UINT32 scan_pending_count;
A_UINT32 num_pcss_elem_zero;
A_UINT32 num_in_elem_zero;
A_UINT32 num_out_elem_zero;
A_UINT32 num_elem_moved;
} pcfg_stats_det[HTT_STATS_PDEV_SPECTRAL_PCFG_MAX_DET];
struct {
A_UINT32 scan_no_ipc_buf_avail;
A_UINT32 agile_scan_no_ipc_buf_avail;
A_UINT32 scan_FFT_discard_count;
A_UINT32 scan_recapture_FFT_discard_count;
A_UINT32 scan_recapture_count;
} pcfg_stats_vreg;
} htt_stats_pdev_spectral_tlv;
/* STATS_TYPE: HTT_DBG_EXT_STATS_PDEV_RTT_DELAY
* TLV_TAGS:
* HTT_STATS_PDEV_RTT_DELAY_TAG
*/
#define HTT_STATS_PDEV_RTT_DELAY_NUM_INSTANCES (2)
/* HTT_STATS_PDEV_RTT_DELAY_PKT_BW:
* 0 -> 20 MHz
* 1 -> 40 MHz
* 2 -> 80 MHz
* 3 -> 160 MHz
* 4 -> 320 MHz
* 5: reserved
*/
#define HTT_STATS_PDEV_RTT_DELAY_PKT_BW (6)
/* HTT_STATS_PDEV_RTT_TX_RX_INSTANCES
* idx 0 -> Tx instance
* idx 1 -> Rx instance
*/
#define HTT_STATS_PDEV_RTT_TX_RX_INSTANCES (2)
typedef struct {
htt_tlv_hdr_t tlv_hdr;
struct {
/* base_delay: picosecond units */
A_INT32 base_delay[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES][HTT_STATS_PDEV_RTT_DELAY_PKT_BW];
/* final_delay: picosecond units */
A_INT32 final_delay[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES][HTT_STATS_PDEV_RTT_DELAY_PKT_BW];
A_INT32 per_chan_bias[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES];
A_INT32 off_chan_bias[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES];
A_INT32 chan_bw_bias[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES];
A_UINT32 rtt_11mc_chain_idx[HTT_STATS_PDEV_RTT_TX_RX_INSTANCES];
A_UINT32 chan_freq; /* MHz units */
A_UINT32 bandwidth; /* MHz units */
A_UINT32 vreg_cache;
A_UINT32 rtt_11mc_vreg_set_cnt;
A_UINT32 cfr_vreg_set_cnt;
A_UINT32 cir_vreg_set_cnt;
A_UINT32 digital_block_status;
} rtt_delay[HTT_STATS_PDEV_RTT_DELAY_NUM_INSTANCES];
} htt_stats_pdev_rtt_delay_tlv;
/* STATS_TYPE: HTT_DBG_EXT_STATS_PDEV_AOA
* TLV_TAGS:
* HTT_STATS_PDEV_AOA_TAG
*/
#define HTT_STATS_PDEV_AOA_MAX_HISTOGRAM (10)
#define HTT_STATS_PDEV_AOA_MAX_CHAINS (4)
typedef struct {
htt_tlv_hdr_t tlv_hdr;
A_UINT32 gain_idx[HTT_STATS_PDEV_AOA_MAX_HISTOGRAM];
/* gain table element values:
* 0 -> default gain
* 1 -> low gain
* 2 -> very low gain
*/
A_UINT32 gain_table[HTT_STATS_PDEV_AOA_MAX_HISTOGRAM];
A_UINT32 phase_calculated[HTT_STATS_PDEV_AOA_MAX_HISTOGRAM][HTT_STATS_PDEV_AOA_MAX_CHAINS];
A_INT32 phase_in_degree[HTT_STATS_PDEV_AOA_MAX_HISTOGRAM][HTT_STATS_PDEV_AOA_MAX_CHAINS];
} htt_stats_pdev_aoa_tlv;
/* RTT VREG MASK */
#define HTT_STATS_RTT_CHAN_CAPTURE_MASK 0x00000001
#define HTT_STATS_RTT_HW_FAC_MASK 0x00000002
#define HTT_STATS_RTT_11AZ_DELAYED_FEEDBACK_MASK 0x00000004
#define HTT_STATS_RTT_11AZ_DROP_FIRST_LMR_MASK 0x00000008
#define HTT_STATS_RTT_CAPTURE_CFR_MASK 0x00000010
#define HTT_STATS_RTT_CAPTURE_CIR_MASK 0x00000020
#define HTT_STATS_RTT_DET0_REPETITIVE_CHAN_CAPTURE_EN_MASK 0x00000040
#define HTT_STATS_RTT_CAPTURE_SPARE_1_MASK 0x00000080
#define HTT_STATS_RTT_CAPTURE_SPARE_2_MASK 0x00000100
/* RTT Digital block compensation mask */
#define HTT_STATS_RTT_TX_IQCORR_COMP_MASK 0x00000001
#define HTT_STATS_RTT_TX_PREEMP_FIR_COMP_MASK 0x00000002
#define HTT_STATS_RTT_LPC_FILTER_COMP_MASK 0x00000004
#define HTT_STATS_RTT_SM_CFR_COMP_MASK 0x00000008
#define HTT_STATS_RTT_CAL_PDC_DIS_COMP_MASK 0x00000010
#define HTT_STATS_RTT_CAL_PAPRD_COMP_MASK 0x00000020
#define HTT_STATS_RTT_CAL_RXCORR_IQCORR_COMP_MASK 0x00000040
#define HTT_STATS_RTT_CAL_RXCORR_PHASE_COMP_MASK 0x00000080
#define HTT_STATS_RTT_PHYRF_ICI_CORR_COMP_MASK 0x00000100
#define HTT_STATS_RTT_VSRC_PRE_FIR_SEL_COMP_MASK 0x00000200
#define HTT_STATS_RTT_CVSRC_PRE_FIR_SEL2_COMP_MASK 0x00000400
#define HTT_STATS_RTT_CAL_ENABLE_GAINDEPCORR_COMP_MASK 0x00000800
#define HTT_STATS_RTT_CAL_DC_NOTCH_FILTER_COMP_MASK 0x00001000
#define HTT_STATS_RTT_CAL_DET_PATH_COMP_MASK 0x00002000
#define HTT_STATS_RTT_CAL_RXCORR_ADC_DC_COMP_MASK 0x00004000
#define HTT_STATS_RTT_CAL_RXCORR_ADC_GAIN_COMP_MASK 0x00008000
#define HTT_STATS_RTT_CAL_SPUR_FILTER_PRI_DET_COMP_MASK 0x00010000
#define HTT_STATS_RTT_CAL_SPUR_FILTER_PRI_COMP_MASK 0x00020000
#define HTT_STATS_TPCCAL_LAST_IDX_M 0x000000ff
#define HTT_STATS_TPCCAL_LAST_IDX_S 0
#define HTT_STATS_TPCCAL_LAST_IDX_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_LAST_IDX_M) >> \
HTT_STATS_TPCCAL_LAST_IDX_S)
#define HTT_STATS_TPCCAL_STATS_MEASPWR_M 0x0000ffff
#define HTT_STATS_TPCCAL_STATS_MEASPWR_S 0
#define HTT_STATS_TPCCAL_STATS_MEASPWR_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_STATS_MEASPWR_M) >> \
HTT_STATS_TPCCAL_STATS_MEASPWR_S)
#define HTT_STATS_TPCCAL_STATS_PDADC_M 0x000000ff
#define HTT_STATS_TPCCAL_STATS_PDADC_S 0
#define HTT_STATS_TPCCAL_STATS_PDADC_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_STATS_PDADC_M) >> \
HTT_STATS_TPCCAL_STATS_PDADC_S)
#define HTT_STATS_TPCCAL_STATS_CHANNEL_M 0x0000ffff
#define HTT_STATS_TPCCAL_STATS_CHANNEL_S 0
#define HTT_STATS_TPCCAL_STATS_CHANNEL_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_STATS_CHANNEL_M) >> \
HTT_STATS_TPCCAL_STATS_CHANNEL_S)
#define HTT_STATS_TPCCAL_STATS_CHAIN_M 0x00ff0000
#define HTT_STATS_TPCCAL_STATS_CHAIN_S 16
#define HTT_STATS_TPCCAL_STATS_CHAIN_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_STATS_CHAIN_M) >> \
HTT_STATS_TPCCAL_STATS_CHAIN_S)
#define HTT_STATS_TPCCAL_STATS_GAININDEX_M 0xff000000
#define HTT_STATS_TPCCAL_STATS_GAININDEX_S 24
#define HTT_STATS_TPCCAL_STATS_GAININDEX_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_STATS_GAININDEX_M) >> \
HTT_STATS_TPCCAL_STATS_GAININDEX_S)
#define HTT_STATS_TPCCAL_POSTPROC_CHANNEL_M 0x0000ffff
#define HTT_STATS_TPCCAL_POSTPROC_CHANNEL_S 0
#define HTT_STATS_TPCCAL_POSTPROC_CHANNEL_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_POSTPROC_CHANNEL_M) >> \
HTT_STATS_TPCCAL_POSTPROC_CHANNEL_S)
#define HTT_STATS_TPCCAL_POSTPROC_CHAIN_M 0x00ff0000
#define HTT_STATS_TPCCAL_POSTPROC_CHAIN_S 16
#define HTT_STATS_TPCCAL_POSTPROC_CHAIN_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_POSTPROC_CHAIN_M) >> \
HTT_STATS_TPCCAL_POSTPROC_CHAIN_S)
#define HTT_STATS_TPCCAL_POSTPROC_BAND_M 0xff000000
#define HTT_STATS_TPCCAL_POSTPROC_BAND_S 24
#define HTT_STATS_TPCCAL_POSTPROC_BAND_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_POSTPROC_BAND_M) >> \
HTT_STATS_TPCCAL_POSTPROC_BAND_S)
#define HTT_STATS_TPCCAL_POSTPROC_NUMGAIN_M 0x000000ff
#define HTT_STATS_TPCCAL_POSTPROC_NUMGAIN_S 0
#define HTT_STATS_TPCCAL_POSTPROC_NUMGAIN_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_POSTPROC_NUMGAIN_M) >> \
HTT_STATS_TPCCAL_POSTPROC_NUMGAIN_S)
#define HTT_STATS_TPCCAL_POSTPROC_CALDBSTATUS_M 0x0000ff00
#define HTT_STATS_TPCCAL_POSTPROC_CALDBSTATUS_S 8
#define HTT_STATS_TPCCAL_POSTPROC_CALDBSTATUS_GET(_var) \
(((_var) & HTT_STATS_TPCCAL_POSTPROC_CALDBSTATUS_M) >> \
HTT_STATS_TPCCAL_POSTPROC_CALDBSTATUS_S)
/* STATS_TYPE : HTT_DBG_EXT_PDEV_STATS_FTM_TPCCAL
* TLV_TAGS:
* - HTT_STATS_PDEV_FTM_TPCCAL_TAG
*/
#define HTT_MAX_TPCCAL_STATS 25
#define HTT_STATS_TPC_CAL_MAX_NUM_POINTS 64
typedef struct {
htt_tlv_hdr_t tlv_hdr;
/* dword__tpccal_last_idx:
* Hold the last updated index for circular buffer of tpccal
* BIT [7 : 0] :- tpcccal_last_idx
* BIT [31 : 8] :- rsvd1
*/
union {
A_UINT32 dword__tpccal_last_idx;
struct {
A_UINT32 tpccal_last_idx:8,
rsvd1:24;
};
};
/*
* Below tpccal_stats struct will have latest values of tpccal data
* of array size HTT_MAX_TPCCAL_STATS.
* If there have been fewer than HTT_MAX_TPCCAL_STATS TPC calibrations,
* the unused elements will be filled with 0x0 values.
*/
struct {
/*
* dword__measPwr:
* BIT [15 : 0] :- measPwr
* BIT [31 : 16] :- rsvd2
*/
union {
A_INT32 dword__measPwr;
struct {
A_INT32 measPwr:16, /* dBm units */
rsvd2:16;
};
};
/*
* dword__channel_chain_gainIndex:
* hold channel chain and gain index values
* BIT [15 : 0] :- channel
* BIT [23 : 16] :- chain
* BIT [24 : 31] :- gainIndex
*/
union {
A_UINT32 dword__channel_chain_gainIndex;
struct {
A_UINT32 channel:16, /* MHz units */
chain:8,
gainIndex:8;
};
};
/*
* dword__pdadc:
* BIT [7 : 0] :- pdadc
* BIT [31 : 8] :- rsvd3
*/
union {
A_UINT32 dword__pdadc;
struct {
A_UINT32 pdadc:8,
rsvd3:24;
};
};
} tpccal_stats[HTT_MAX_TPCCAL_STATS];
/*
* Below tpccal_stats_postproc struct will have required tpccal data
* for failures during postprocessing.
*/
struct {
/*
* calStatus can be intrepreted with the below values:
* TPCCAL_CALDATA (1 << 0)
* TPCCAL_CALINFO (1 << 1)
* TPCCAL_CALERROR (1 << 2)
* bits 6:4 - reserved
* TPCCAL_DONE_MASK (1 << 7)
* bits 15:8 - reserved
* TPCCALRSP_MISCFLAGS_CALERROR_GLUTS_NOT_FILLED (1 << 16)
* TPCCALRSP_MISCFLAGS_CALERROR_PLUT_NON_LINEAR (1 << 17)
* TPCCALRSP_MISCFLAGS_CALERROR_ATTEMPTS_EXCEEDED (1 << 18)
* bits 31:19 - reserved
*/
A_UINT32 calStatus;
/*
* The numgain field specifies how many of the
* HTT_STATS_TPC_CAL_MAX_NUM_POINTS elements in the below arrays
* contain valid data.
*/
A_INT32 measPwr[HTT_STATS_TPC_CAL_MAX_NUM_POINTS]; /* dBm units */
A_UINT32 pdadc[HTT_STATS_TPC_CAL_MAX_NUM_POINTS];
A_UINT32 gainIndex[HTT_STATS_TPC_CAL_MAX_NUM_POINTS];
/*
* dword__channel_chain_band:
* channel, chain, and band values
* BIT [15 : 0] :- channel
* BIT [23 : 16] :- chain
* BIT [31 : 24] :- band
*/
union {
A_UINT32 dword__channel_chain_band;
struct {
A_UINT32 channel:16, /* MHz units */
chain:8,
band:8; /* 0: 2GHz, 1: 5GHz, 2: 6GHz */
};
};
/*
* dword__numgain_caldbStatus:
* numgain and caldbstatus
* BIT [7 : 0] :- numgain
* BIT [15 : 8] :- caldbstatus
* BIT [31 : 16] :- rsvd4
*
* caldbStatus can be interpreted as below
* CALDB_COMPLETED = 0
* CALDB_SKIPPED = 1
* CALDB_INPROGRESS = 2
*/
union {
A_UINT32 dword__numgain_caldbStatus;
struct {
A_UINT32 numgain:8,
caldbStatus:8,
rsvd4:16;
};
};
} tpccal_stats_postproc;
} htt_stats_pdev_ftm_tpccal_tlv;
#define HTT_DLPAGER_STATS_MAX_HIST 10
#define HTT_DLPAGER_ASYNC_LOCKED_PAGE_COUNT_M 0x000000FF
#define HTT_DLPAGER_ASYNC_LOCKED_PAGE_COUNT_S 0
@ -10982,8 +11532,37 @@ typedef struct {
* avg_chan_acc_lat_hist[6]: 1000 us <= channel access latency < 1500 us
* avg_chan_acc_lat_hist[7]: 1500 us <= channel access latency < 2000 us
* avg_chan_acc_lat_hist[8]: channel access latency is >= 2000 us
*/
*/
A_UINT32 avg_chan_acc_lat_hist[HTT_MAX_NUM_CHAN_ACC_LAT_INTR];
/** Num of instances where OFDMA NBinWB is selected over MU-MIMO */
A_UINT32 dl_ofdma_nbinwb_selected_over_mu_mimo[HTT_NUM_AC_WMM];
/** Num of instances where OFDMA NBinWB is selected in standalone */
A_UINT32 dl_ofdma_nbinwb_selected_standalone[HTT_NUM_AC_WMM];
/**
* Number of instances where we populated TX mode and candidate lists
* only for DL.
*/
A_UINT32 running_only_dl_scheduler_cnt[HTT_NUM_AC_WMM];
/**
* Number of instances where we populated TX mode and candidate lists
* only for UL.
*/
A_UINT32 running_only_ul_scheduler_cnt[HTT_NUM_AC_WMM];
/**
* Number of instances where we populated TX mode and candidate lists
* additionally for DL after UL.
*/
A_UINT32 running_additional_dl_scheduler_cnt[HTT_NUM_AC_WMM];
/**
* Number of instances where we populated TX mode and candidate lists
* additionally for UL after DL.
*/
A_UINT32 running_additional_ul_scheduler_cnt[HTT_NUM_AC_WMM];
/**
* Number of instances where we populated TX mode and candidate lists
* only for UL BSR TX mode.
*/
A_UINT32 running_ul_scheduler_for_bsrp_cnt[HTT_NUM_AC_WMM];
} htt_stats_pdev_sched_algo_ofdma_stats_tlv;
/* preserve old name alias for new name consistent with the tag name */
typedef htt_stats_pdev_sched_algo_ofdma_stats_tlv

2
drivers/staging/fw-api/fw/wlan_module_ids.h
View file

@ -191,6 +191,8 @@ typedef enum {
WLAN_MODULE_PHYLIB_RRI, /* 0x94 */
WLAN_MODULE_PHYLIB_SSCAN, /* 0x95 */
WLAN_MODULE_PHYLIB_RSVD, /* 0x96 */
WLAN_MODULE_USD, /* 0x97 */
WLAN_MODULE_C2C, /* 0x98 */
WLAN_MODULE_ID_MAX,

1834
drivers/staging/fw-api/fw/wlan_nan_msg.h Normal file
View file

File diff suppressed because it is too large Load diff

15
drivers/staging/fw-api/fw/wlan_nan_platform.h Normal file
View file

@ -0,0 +1,15 @@
/*
* Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
* SPDX-License-Identifier: ISC
*/
#ifndef _WLAN_NAN_PLATFORM_H_
#define _WLAN_NAN_PLATFORM_H_
typedef struct
{
}NAN_PLATFORM_MSG_HEADER;
#define WLAN_NAN_MSG_COMMON_HEADER_V2
#endif /* _WLAN_NAN_PLATFORM_H_ */

11
drivers/staging/fw-api/fw/wmi_services.h
View file

@ -683,6 +683,17 @@ typedef enum {
*/
WMI_SERVICE_IS_TARGET_IPA = 425,
WMI_SERVICE_THERM_THROT_TX_CHAIN_MASK = 426, /*FW supports thermal throttling dynamic Tx ChainMask update */
WMI_SERVICE_SPLIT_PHY_PDEV_SUSPEND_RESUME_SUPPORT = 427, /* Indicates FW support pdev suspend/resume in split-phy radio */
WMI_SERVICE_USD_SUPPORT = 428, /* Indicates FW supports Unsynchronized Service Discovery */
WMI_SERVICE_THERM_THROT_5_LEVELS = 429, /* Indicates FW support 5 thermal throttling levels */
WMI_SERVICE_PROTECTED_TWT = 430, /* Indicates FW supports protected TWT operation */
WMI_SERVICE_SCAN_CACHE_REPORT_SUPPORT = 431, /* Indicates FW supports for sending scan cache report */
WMI_SERVICE_SCC_TPC_POWER_SUPPORT = 432, /* Indicates FW supports setting TPC power for SCC vdevs */
WMI_SERVICE_DYNAMIC_TWT_MODE_SUPPORT = 433, /* Indicates FW supports Dynamic TWT mode for vdevs */
WMI_SERVICE_SPECTRAL_SPUR_BIN_INFO_SUPPORT = 434, /* Indicates FW supports indicating spur frequency and spectral bin that gets affected due to spur frequency */
WMI_SERVICE_TWT_P2P_GO_CONCURRENCY_SUPPORT = 435, /* Indicates FW supports TWT in P2P GO concurrency mode */
WMI_SERVICE_UMAC_MIGRATION_SUPPORT = 436, /* Indicates that FW supports UMAC migration */
WMI_SERVICE_STA_TWT_STATS_EXT = 437, /* FW supports additional info in TWT stats and ADD COMPLETION Event */
WMI_MAX_EXT2_SERVICE

129
drivers/staging/fw-api/fw/wmi_tlv_defs.h
View file

@ -1449,6 +1449,32 @@ typedef enum {
WMITLV_TAG_STRUC_wmi_mlo_peer_tid_to_link_map_event_fixed_param,
WMITLV_TAG_STRUC_wmi_usd_service_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_usd_service_event_fixed_param,
WMITLV_TAG_STRUC_wmi_vdev_create_wfdr2_mode_params,
WMITLV_TAG_STRUC_wmi_pdev_power_boost_event_fixed_param,
WMITLV_TAG_STRUC_wmi_pdev_power_boost_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_pdev_power_boost_mem_addr_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_c2c_detect_event_fixed_param,
WMITLV_TAG_STRUC_wmi_get_scan_cache_result_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_scan_cache_result_event_fixed_param,
WMITLV_TAG_STRUC_wmi_scan_cache_info,
WMITLV_TAG_STRUC_wmi_POWER_BOOST_CAPABILITIES,
WMITLV_TAG_STRUC_wmi_RSSI_ACCURACY_IMPROVEMENT_CAPABILITIES,
WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_start_indication_event_fixed_param,
WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_fixed_param,
WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_complete_fixed_param,
WMITLV_TAG_STRUC_wmi_mlo_link_add_param,
WMITLV_TAG_STRUC_wmi_mlo_link_del_param,
WMITLV_TAG_STRUC_wmi_pdev_wifi_radar_cap_evt_fixed_param,
WMITLV_TAG_STRUC_wmi_wifi_radar_ltf_length_capabilities,
WMITLV_TAG_STRUC_wmi_wifi_radar_chain_capabilities,
WMITLV_TAG_STRUC_wmi_sawf_ezmesh_hop_count_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_ctrl_path_pdev_conn_stats_struct,
WMITLV_TAG_STRUC_wmi_pdev_sscan_spur_chan_impacted_bin_info,
WMITLV_TAG_STRUC_wmi_ctrl_path_ml_rcfg_stats_struct,
WMITLV_TAG_STRUC_wmi_vdev_vbss_config_cmd_fixed_param,
WMITLV_TAG_STRUC_wmi_vdev_vbss_peer_pn_info,
WMITLV_TAG_STRUC_wmi_vdev_vbss_peer_sn_info,
WMITLV_TAG_STRUC_wmi_vdev_vbss_config_event_fixed_param,
} WMITLV_TAG_ID;
/*
* IMPORTANT: Please add _ALL_ WMI Commands Here.
@ -2003,6 +2029,13 @@ typedef enum {
OP(WMI_P2P_GO_DFS_AP_CONFIG_CMDID) \
OP(WMI_VDEV_REPORT_AP_OPER_BW_CMDID) \
OP(WMI_USD_SERVICE_CMDID) \
OP(WMI_PDEV_POWER_BOOST_CMDID) \
OP(WMI_PDEV_POWER_BOOST_MEM_ADDR_CMDID) \
OP(WMI_GET_SCAN_CACHE_RESULT_CMDID) \
OP(WMI_MLO_LINK_RECONFIG_CMDID) \
OP(WMI_MLO_LINK_RECONFIG_COMPLETE_CMDID) \
OP(WMI_SAWF_EZMESH_HOP_COUNT_CMDID) \
OP(WMI_VDEV_VBSS_CONFIG_CMDID) \
/* add new CMD_LIST elements above this line */
@ -2331,6 +2364,12 @@ typedef enum {
OP(WMI_MLO_TLT_SELECTION_FOR_TID_SPRAY_EVENTID) \
OP(WMI_MLO_PEER_TID_TO_LINK_MAP_EVENTID) \
OP(WMI_USD_SERVICE_EVENTID) \
OP(WMI_PDEV_POWER_BOOST_EVENTID) \
OP(WMI_C2C_DETECT_EVENTID) \
OP(WMI_SCAN_CACHE_RESULT_EVENTID) \
OP(WMI_MLO_LINK_RECONFIG_START_INDICATION_EVENTID) \
OP(WMI_PDEV_WIFI_RADAR_CAPABILITIES_EVENTID) \
OP(WMI_VDEV_VBSS_CONFIG_EVENTID) \
/* add new EVT_LIST elements above this line */
@ -3557,7 +3596,8 @@ WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_SET_CUSTOM_AGGR_SIZE_CMDID);
#define WMITLV_TABLE_WMI_VDEV_CREATE_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_vdev_create_cmd_fixed_param, wmi_vdev_create_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_txrx_streams, cfg_txrx_streams, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_create_mlo_params, mlo_params, WMITLV_SIZE_VAR)
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_create_mlo_params, mlo_params, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_create_wfdr2_mode_params, wfdr2_mode, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_CREATE_CMDID);
@ -3597,6 +3637,13 @@ WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_SET_PARAM_CMDID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_vdev_update_mac_addr_cmd_fixed_param, wmi_vdev_update_mac_addr_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_UPDATE_MAC_ADDR_CMDID);
/* VDEV VBSS CONFIG COMMAND */
#define WMITLV_TABLE_WMI_VDEV_VBSS_CONFIG_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_vdev_vbss_config_cmd_fixed_param, wmi_vdev_vbss_config_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)\
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_vbss_peer_pn_info, vbss_peer_pn_info, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_vbss_peer_sn_info, vbss_peer_sn_info, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_VBSS_CONFIG_CMDID);
/* Pdev suspend Cmd */
#define WMITLV_TABLE_WMI_PDEV_SUSPEND_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_suspend_cmd_fixed_param, wmi_pdev_suspend_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
@ -5323,6 +5370,18 @@ WMITLV_CREATE_PARAM_STRUC(WMI_MLO_AP_VDEV_TID_TO_LINK_MAP_CMDID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_mlo_peer_recommended_links, mlo_peer_recommended_links, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_MLO_LINK_RECOMMENDATION_CMDID);
/** WMI cmd to start STA initialized link reconfig */
#define WMITLV_TABLE_WMI_MLO_LINK_RECONFIG_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_fixed_param, wmi_mlo_link_reconfig_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_mlo_link_add_param, link_add_param, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_mlo_link_del_param, link_del_param, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_MLO_LINK_RECONFIG_CMDID);
/** WMI cmd to notify fw completion of link reconfig */
#define WMITLV_TABLE_WMI_MLO_LINK_RECONFIG_COMPLETE_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_complete_fixed_param, wmi_mlo_link_reconfig_complete_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_MLO_LINK_RECONFIG_COMPLETE_CMDID);
/* Mcast ipv4 address filter list cmd */
#define WMITLV_TABLE_WMI_VDEV_IGMP_OFFLOAD_CMDID(id,op,buf,len) \
WMITLV_ELEM(id, op, buf, len, WMITLV_TAG_STRUC_wmi_igmp_offload_fixed_param, wmi_igmp_offload_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
@ -5664,6 +5723,25 @@ WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_REPORT_AP_OPER_BW_CMDID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_BYTE, A_UINT8, service_specific_info, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_USD_SERVICE_CMDID);
/* WMI cmd used to send Power Boost status update from Host to Target */
#define WMITLV_TABLE_WMI_PDEV_POWER_BOOST_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_power_boost_cmd_fixed_param, wmi_pdev_power_boost_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_PDEV_POWER_BOOST_CMDID);
/* WMI cmd used to exchange the DDR address to the target for Power Boost feature */
#define WMITLV_TABLE_WMI_PDEV_POWER_BOOST_MEM_ADDR_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_power_boost_mem_addr_cmd_fixed_param, wmi_pdev_power_boost_mem_addr_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_PDEV_POWER_BOOST_MEM_ADDR_CMDID);
/* WMI command to send scan cache result */
#define WMITLV_TABLE_WMI_GET_SCAN_CACHE_RESULT_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_get_scan_cache_result_cmd_fixed_param, wmi_get_scan_cache_result_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_GET_SCAN_CACHE_RESULT_CMDID);
#define WMITLV_TABLE_WMI_SAWF_EZMESH_HOP_COUNT_CMDID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_sawf_ezmesh_hop_count_cmd_fixed_param, wmi_sawf_ezmesh_hop_count_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_SAWF_EZMESH_HOP_COUNT_CMDID);
/************************** TLV definitions of WMI events *******************************/
@ -5723,7 +5801,11 @@ WMITLV_CREATE_PARAM_STRUC(WMI_SERVICE_READY_EXT_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_aux_dev_capabilities, aux_dev_caps, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_enhanced_aoa_caps_param, aoa_caps_param, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_enhanced_aoa_per_band_caps_param, aoa_per_band_caps_param, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_sar_flag_tlv_param, sar_flags, WMITLV_SIZE_VAR)
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_sar_flag_tlv_param, sar_flags, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, WMI_POWER_BOOST_CAPABILITIES, power_boost_capabilities, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, WMI_RSSI_ACCURACY_IMPROVEMENT_CAPABILITIES, rssi_accuracy_improvement_capabilities, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_wifi_radar_ltf_length_capabilities, wr_ltf_caps, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_wifi_radar_chain_capabilities, wr_chain_caps, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_SERVICE_READY_EXT2_EVENTID);
#define WMITLV_TABLE_WMI_SPECTRAL_CAPABILITIES_EVENTID(id,op,buf,len) \
@ -5731,6 +5813,12 @@ WMITLV_CREATE_PARAM_STRUC(WMI_SERVICE_READY_EXT2_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_spectral_fft_size_capabilities, fft_size_caps, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_SPECTRAL_CAPABILITIES_EVENTID);
#define WMITLV_TABLE_WMI_PDEV_WIFI_RADAR_CAPABILITIES_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_wifi_radar_cap_evt_fixed_param, wmi_pdev_wifi_radar_cap_evt_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_wifi_radar_ltf_length_capabilities, wr_ltf_caps, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_wifi_radar_chain_capabilities, wr_chain_caps, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_PDEV_WIFI_RADAR_CAPABILITIES_EVENTID);
#define WMITLV_TABLE_WMI_CHAN_RF_CHARACTERIZATION_INFO_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_chan_rf_characterization_info_event_fixed_param, wmi_chan_rf_characterization_info_event_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, WMI_CHAN_RF_CHARACTERIZATION_INFO, wmi_chan_rf_characterization_info, WMITLV_SIZE_VAR)
@ -6871,6 +6959,11 @@ WMITLV_CREATE_PARAM_STRUC(WMI_REG_CHAN_LIST_CC_EXT_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_afc_chan_eirp_power_info, chan_eirp_power_info_array, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_AFC_EVENTID);
/* Indicate LPI AP detect or not to Host */
#define WMITLV_TABLE_WMI_C2C_DETECT_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_c2c_detect_event_fixed_param, wmi_c2c_detect_event_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_C2C_DETECT_EVENTID);
/* FIPS event */
#define WMITLV_TABLE_WMI_PDEV_FIPS_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_fips_event_fixed_param, wmi_pdev_fips_event_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
@ -7154,7 +7247,9 @@ WMITLV_CREATE_PARAM_STRUC(WMI_PEER_STATS_INFO_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_vdev_stats_struct, ctrl_path_vdev_stats, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_sta_rrm_stats_struct, ctrl_path_sta_rrm_stats, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_vdev_bcn_tx_stats_struct, ctrl_path_vdev_bcn_tx_stats, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_pdev_bcn_tx_stats_struct, ctrl_path_pdev_bcn_tx_stats, WMITLV_SIZE_VAR)
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_pdev_bcn_tx_stats_struct, ctrl_path_pdev_bcn_tx_stats, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_pdev_conn_stats_struct, ctrl_path_pdev_conn_stats, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_ctrl_path_ml_rcfg_stats_struct, ctrl_path_ml_rcfg_stats, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_CTRL_PATH_STATS_EVENTID);
/*
@ -7417,7 +7512,8 @@ WMITLV_CREATE_PARAM_STRUC(WMI_AUDIO_AGGR_SCHED_METHOD_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_sscan_fw_cmd_fixed_param, wmi_pdev_sscan_fw_cmd_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_pdev_sscan_fft_bin_index, fft_bin_index, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_sscan_chan_info, wmi_pdev_sscan_chan_info,chan_info, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_pdev_sscan_per_detector_info, det_info, WMITLV_SIZE_VAR)
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_pdev_sscan_per_detector_info, det_info, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_pdev_sscan_spur_chan_impacted_bin_info, spur_chan_impacted_bin_info, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_PDEV_SSCAN_FW_PARAM_EVENTID);
/* Send sscan related event start/stop trigger to host */
@ -7666,6 +7762,13 @@ WMITLV_CREATE_PARAM_STRUC(WMI_VENDOR_VDEV_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_UINT32, A_UINT32, opaque_vendor_var_len_data, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_VENDOR_PEER_EVENTID);
/* VDEV VBSS CONFIG EVENT */
#define WMITLV_TABLE_WMI_VDEV_VBSS_CONFIG_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_vdev_vbss_config_event_fixed_param, wmi_vdev_vbss_config_event_fixed_param, fixed_param, WMITLV_SIZE_FIX)\
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_vbss_peer_pn_info, vbss_peer_pn_info, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_vdev_vbss_peer_sn_info, vbss_peer_sn_info, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_VDEV_VBSS_CONFIG_EVENTID);
/* link switch event */
#define WMITLV_TABLE_WMI_MLO_LINK_SWITCH_REQUEST_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_mlo_link_switch_req_evt_fixed_param, wmi_mlo_link_switch_req_evt_fixed_param, fixed_param, WMITLV_SIZE_FIX)
@ -7727,11 +7830,29 @@ WMITLV_CREATE_PARAM_STRUC(WMI_MGMT_SRNG_REAP_EVENTID);
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_mlo_peer_tid_to_link_map_event_fixed_param, wmi_mlo_peer_tid_to_link_map_event_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_MLO_PEER_TID_TO_LINK_MAP_EVENTID);
/** Indicate host to start link reconfigure */
#define WMITLV_TABLE_WMI_MLO_LINK_RECONFIG_START_INDICATION_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_mlo_link_reconfig_start_indication_event_fixed_param, wmi_mlo_link_reconfig_start_indication_event_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_mlo_link_add_param, link_add_param, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_mlo_link_del_param, link_del_param, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_MLO_LINK_RECONFIG_START_INDICATION_EVENTID);
/* USD Service Event */
#define WMITLV_TABLE_WMI_USD_SERVICE_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_usd_service_event_fixed_param, wmi_usd_service_event_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_USD_SERVICE_EVENTID);
/* WMI Event used to send Power Boost status update */
#define WMITLV_TABLE_WMI_PDEV_POWER_BOOST_EVENTID(id,op,buf,len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_pdev_power_boost_event_fixed_param, wmi_pdev_power_boost_event_fixed_param, fixed_param, WMITLV_SIZE_FIX)
WMITLV_CREATE_PARAM_STRUC(WMI_PDEV_POWER_BOOST_EVENTID);
#define WMITLV_TABLE_WMI_SCAN_CACHE_RESULT_EVENTID(id, op , buf, len) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_STRUC_wmi_scan_cache_result_event_fixed_param, wmi_scan_cache_result_fixed_param, fixed_param, WMITLV_SIZE_FIX) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_UINT32, A_UINT32, scan_freq_list, WMITLV_SIZE_VAR) \
WMITLV_ELEM(id,op,buf,len, WMITLV_TAG_ARRAY_STRUC, wmi_scan_cache_info, scan_cache_info, WMITLV_SIZE_VAR)
WMITLV_CREATE_PARAM_STRUC(WMI_SCAN_CACHE_RESULT_EVENTID);
#ifdef __cplusplus
}

1276
drivers/staging/fw-api/fw/wmi_unified.h
View file

File diff suppressed because it is too large Load diff

2
drivers/staging/fw-api/fw/wmi_version.h
View file

@ -37,7 +37,7 @@
#define __WMI_VER_MINOR_ 0
/** WMI revision number has to be incremented when there is a
* change that may or may not break compatibility. */
#define __WMI_REVISION_ 1505
#define __WMI_REVISION_ 1564
/** The Version Namespace should not be normally changed. Only
* host and firmware of the same WMI namespace will work

7
drivers/staging/fw-api/hw/kiwi/v1/wcss_seq_hwioreg_umac.h
View file

@ -1,6 +1,6 @@
/*
* Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2021,2024 Qualcomm Innovation Center, Inc. All rights reserved.
*
* Permission to use, copy, modify, and/or distribute this software for
* any purpose with or without fee is hereby granted, provided that the
@ -386,6 +386,11 @@
#define HWIO_WBM_R2_WBM2SW1_RELEASE_RING_HP_ADDR(x) ((x) + 0x30d0)
#define HWIO_WBM_R0_WBM2SW0_RELEASE_RING_BASE_MSB_RING_SIZE_BMSK 0xfffff00
#define HWIO_WBM_R0_WBM2SW0_RELEASE_RING_BASE_MSB_RING_SIZE_SHFT 8
#define HWIO_REO_R0_REO2SW1_RING_STATUS_ADDR(x) ((x) + 0x3b0)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_BMSK 0xffff0000
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_SHFT 16
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_BMSK 0xffff
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_SHFT 0
#define HWIO_REO_R0_REO2SW1_RING_MSI2_BASE_LSB_ADDR(x) ((x) + 0x3fc)
#define HWIO_REO_R0_REO2SW1_RING_MSI2_BASE_MSB_ADDR(x) ((x) + 0x400)
#define HWIO_REO_R0_REO2SW1_RING_MSI2_DATA_ADDR(x) ((x) + 0x404)

7
drivers/staging/fw-api/hw/kiwi/v2/wcss_seq_hwioreg_umac.h
View file

@ -1,5 +1,5 @@
/*
* Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
*
* Permission to use, copy, modify, and/or distribute this software for
* any purpose with or without fee is hereby granted, provided that the
@ -224,6 +224,11 @@
#define HWIO_REO_R0_REO2SW1_RING_BASE_MSB_RING_SIZE_BMSK 0xfffff00
#define HWIO_REO_R0_REO2SW1_RING_BASE_MSB_RING_SIZE_SHFT 8
#define HWIO_REO_R0_REO2SW1_RING_ID_ADDR(x) ((x) + 0x4ec)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_ADDR(x) ((x) + 0x4f0)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_BMSK 0xffff0000
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_SHFT 16
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_BMSK 0xffff
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_SHFT 0
#define HWIO_REO_R0_REO2SW1_RING_MISC_ADDR(x) ((x) + 0x4f4)
#define HWIO_REO_R0_REO2SW1_RING_HP_ADDR_LSB_ADDR(x) ((x) + 0x4f8)
#define HWIO_REO_R0_REO2SW1_RING_HP_ADDR_MSB_ADDR(x) ((x) + 0x4fc)

7
drivers/staging/fw-api/hw/peach/v1/wcss_seq_hwioreg_umac.h
View file

@ -1,5 +1,5 @@
/*
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2023-2024 Qualcomm Innovation Center, Inc. All rights reserved.
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
@ -794,6 +794,11 @@
#define HWIO_REO_R0_REO2SW1_RING_BASE_MSB_RING_SIZE_BMSK 0xfffff00
#define HWIO_REO_R0_REO2SW1_RING_BASE_MSB_RING_SIZE_SHFT 8
#define HWIO_REO_R0_REO2SW1_RING_ID_ADDR(x) ((x) + 0x508)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_ADDR(x) ((x) + 0x50c)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_BMSK 0xffff0000
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_SHFT 16
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_BMSK 0xffff
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_SHFT 0
#define HWIO_REO_R0_REO2SW1_RING_MISC_ADDR(x) ((x) + 0x510)
#define HWIO_REO_R0_REO2SW1_RING_MISC_TRANSACTION_TYPE_BMSK 0x8000000
#define HWIO_REO_R0_REO2SW1_RING_MISC_TRANSACTION_TYPE_SHFT 27

5
drivers/staging/fw-api/hw/peach/v2/wcss_seq_hwioreg_umac.h
View file

@ -797,6 +797,11 @@
#define HWIO_REO_R0_REO2SW1_RING_MISC_ADDR(x) ((x) + 0x510)
#define HWIO_REO_R0_REO2SW1_RING_MISC_TRANSACTION_TYPE_BMSK 0x8000000
#define HWIO_REO_R0_REO2SW1_RING_MISC_TRANSACTION_TYPE_SHFT 27
#define HWIO_REO_R0_REO2SW1_RING_STATUS_ADDR(x) ((x) + 0x50c)
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_BMSK 0xffff0000
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_AVAIL_WORDS_SHFT 16
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_BMSK 0xffff
#define HWIO_REO_R0_REO2SW1_RING_STATUS_NUM_VALID_WORDS_SHFT 0
#define HWIO_REO_R0_REO2SW1_RING_HP_ADDR_LSB_ADDR(x) ((x) + 0x514)
#define HWIO_REO_R0_REO2SW1_RING_HP_ADDR_MSB_ADDR(x) ((x) + 0x518)
#define HWIO_REO_R0_REO2SW1_RING_PRODUCER_INT_SETUP_ADDR(x) ((x) + 0x524)